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Abstract—Space Time Trellis Code (STTC) encoding and 
decoding techniques are effective for delivery of a reliable 
information because of the signal to noise ratio is very small. 
Even though the Viterbi algorithm is complicated to be 
designed, these methods typically used large memory space to 
store the information that have been processed mainly at the 
Path Metric Updater (PMU). Therefore, an effective memory 
management technique is one of the key factors in designing the 
STTC Viterbi decoder for low power consumption applications. 
This paper proposed the PMU memory reduction technique 
especially on Traceback activities that usually required a lot of 
memories for storing the data that has been processed in the past 
part by using Altera Quartus 2 and 0.18 µm Altera CPLD 
5M570ZF256C5 as targeted hardware. Through this method, 
the reduction achieved at least 66% of memory requirements 
and 75% improvements in processing time without a 
significanct effects on the outputs results of the STTC Viterbi 
Decoder for 4-PSK modulation technique by using 50MHz 
clocks. 
 
Index Terms—Space Time Trellis Code; Viterbi Decoder; 




Wireless technology that has many transmit antennas and 
receive antennas for sending and receiving multiple data at 
the same time is called Multiple Input Multiple Output 
(MIMO) technique. Most electronic devices with wireless 
802.11n standard support the MIMO, which is part of the 
technology that enables 802.11n equipment to achieve 
transmission speeds and higher revenue from the product 
without the 802.11n standard. MIMO technology is used 
either by the user (mobile) or forwarding to the access point 
(AP). For optimum performance, both the receiver and 
transmitter must use MIMO technology. MIMO technology 
is known in applying radio waves through natural 
phenomenon that called multipath propagation. By using this 
technique, the information will be transmitted to the 
buildings, hills, multiple objects and will be received by the 
multiple receiving antenna through different location and at 
different times [1]. 
MIMO technology is divided into two main sections which 
are spatial multiplexing (SM) and diversity coding. One of 
the main advantages obtained through spatial multiplexing 
MIMO technique is this technique can provide additional data 
capacities. MIMO spatial multiplexing gains these benefits 
by using various routes and the technique is effective to be 
used as a "channel" for sending additional data. The 
disadvantage of this technique is its requires information 
channels at the transmitter. When there are no channel 
informations at the transmit antennas, the diversity 
techniques is better to be used. In the method of diversity 
techniques, the flow (unlike the spatial multiplexing 
technique) is sent, but the signal is encoded using a technique 
called Space Time Coding (STC). A space time code (STC) 
is an excellent method to enhance the performance of 
transmitted informations in wireless communication channel 
that uses a lot of the transmitting antennas [2]. 
STC's performance depends on the number of transmitters. 
Multiple copies of data with the same information flow to a 
recipient in the hope that minimum values of the data from 
the transmitter may be survived between transmitter and 
receiver in a state that is good enough to allow decoding is 
performed. STC can be split into two main categories which 
are Space Time Trellis Code (STTC) which distributes the 
code trellis over multiple antennas and multiple time slots and 
provides both coding and diversity gain. Space time block 
codes (STBC) acts on a block of information at once (the 
same as blocking codes) and also provides diversification 
benefits but does not provide coding gain. Therefore, STTC 
techniques have a better ability of the technique for 
recovering of severe deteriorations than the STBC MIMO 
technique. However, in adopting the STTC Viterbi decoding 
algorithm which requires the processing of decoding 
complexity greater than STBC decoder. Therefore this 
technique is rarely used as STTC encoding techniques in 
wireless communication systems [2]. 
In previous publications, the Viterbi decoder Intergrated 
Circuit (IC) was designed using a convolution code (CC) and 
trellis-coded modulation (TCM). Some architectural Viterbi 
[2] - [8] had been proposed. This design used a memory unit 
such as Survival Metric Unit (SMU) to produce the desired 
output. On the other hand, [9] was designed the Viterbi 
Decoder without memories that improved the low-power 
design.  
In this paper [9], the design and implementation in 
remodeling various low power technique which used the 
Viterbi decoder was presented. This design used a modified 
lists exchange strategy for developing memoryless Viterbi 
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Decoder. Through this method, based on a list of indicators 
of exchange method combined with a systolic design, this 
caused a reduction in the critical path of all systems compared 
to the previous method and system eventually led to the faster 
processing and higher speed. Design reworked and time 
multiplexing are the methods explored in order to create a 
complete system. This paper contributed to savings on the 
cost of processing time. This design was simulated using 
Verilog software and hardware implemented in Xilinx Virtex 
II pro xc2vp307fg676 by using system generator tool. 
In this paper [10], a novel design memoryless Viterbi 
decoder for LTE system with 4-level soft decision was 
presented. Based on the proposed Viterbi Decoder designed, 
SMU part can be removed because the SMU used almost 50% 
of the power consumption. The proposed design was able to 
get a reduction of lower power compared to the existing one. 
In addition, this method can precisely process the output 
without using the SMU, it had a small amount of the 
processing time that had two clock cycles. This value is also 
much lower than existing Viterbi technique. 
In the paper [11], the architecture of Viterbi Decoder was 
proposed consisting of branch units configure metrics 
(RBMU), memory metric way (PMM), a unit add compare 
select (CSU), a path selection unit (PSU) and the path tracer 
unit (PTU). The comparison with the previous hardware 
Viterbi Decoder and the proposed design that does not 
required a surviving memory unit. 
However, the design with STTC decoder rarely was used 
or implemented as a complicated processing technique. To 
resolve this issue, the paper that proposed Path Metric 
Updater (PMU) without Traceback Unit was proposed. Then, 
the STTC Viterbi decoder was designed and implemented 
using 0.18 µm technology. In the current literature reviews, 
this is the first STTC Viterbi Decoder that has been designed 
without Traceback Unit is proposed and implemented. 
This paper is organised as follows. Algorithms and the 
design of the existing STTC are described in section 2. The 
proposed Path Metric Updater for STTC decoding algorithm 
has been introduced in section 3. Results and discussion are 
presented and discussed in section 4. Finally, the conclusions 
for this works is provided in section 5. 
 
II. SPACE TIME TRELLIS CODE 
 
The Space Time Trellis (STTC) MIMO system is shown in 
Figure 1 contains the STTC encoder with signal modulation 
processing, the Viterbi decoder for receiving signal 
correction code and signal diversity techniques. At time t, two 
bits of data which are Ct1 and Ct2 are encoded in the 
transmitter. Then, the STTC encoded symbols Xt, which are 
Xt1, Xt2 and Xt3  are transmitted by three transmit antennas. In 
the receiver parts, three NRx receiver antennas received the 
signals Rt which are Rt1 and Rt2 and decoded by the STTC 




Figure 1: STTC MIMO diagram [1] 
A. STTC ENCODER 
For the 4-PSK transmission modulation techniques, the 
STTC encoder is transmitted four inputs bit signal which are 
𝐶𝑡
1 and 𝐶𝑡
2. Each input bit signals are sent to two delay’s 
components 𝑉𝑘
  which are 𝐶𝑡−1
1  and 𝐶𝑡−1
2  and are being 
encoded by using the set of generator coefficients 𝑔𝑗,𝑖
𝑘  
comparable with the STTC code for the i number of transmit 
antenna, where 𝑔𝑗,𝑖
𝑘  =(𝑔0,𝑖
𝑘  , 𝑔1,𝑖
𝑘  ,.., 𝑔𝑉𝑘,𝑖
𝑘 ) for the k number of 
bit sequences and k = 1,2….,m. The encoded data 𝑋𝑡 
𝒾  are 
shown by Equation (1). The generator coefficients are 
accordingly designed using Equation (1). 
 
𝑋𝑡 





𝑘   mod  2𝑚,  (1) 
 𝒾 = 1,2, … … . , 𝑛𝑡     
 
One way to show the STTC encoder is with the states 
diagram as shown in Figure 2. The state diagram shows the 
possible contents of the 4 states of the memories and the paths 
between the states perform the input bits and output bits 
resulting from each state transitions. The states of the register 
are declared as S0= 00, S1=01, S2= 10, S3= 11. The states 
diagram in Figure 2 shows all the state transitions from 
previous state to the next state that are possible for the STTC 
encoder. There are four inputs and 4 outputs from each state.  
 
 
Figure 2: STTC Encoder diagram 
 
B. STTC VITERBI DECODER 
To decode the received multiple signals that are transmitted 
using the MIMO medium, the STTC Viterbi decoder has been 
used by using the Viterbi algorithm as an error correction 
code. The STTC trellis refers to the modulation technique in 
the 4-PSK states diagram and there are four transition routes 
from the previous to the next states of 4-PSK. The modulation 
technique gives a huge impact on the complexity of the 
calculations on the branch and metric computation (BMC), 
add-compare-and-select (ACS) computation and Path metric 




Figure 3: STTC Block Diagram 
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In an STTC Viterbi decoder, the values of the BMC are 
calculated using the Euclidean distance between the faded 
candidate symbol and actually received symbol for 4 states 
Trellis movement as shown in Equation (2) to Equation (5). 
Where 𝑟𝑡 is the received symbol in the receiver at time t. ℎ𝑡is 
the channel effects between the receiver part and the 
transmitter part at time t, and 𝑋𝑡 
𝒾  is the candidate symbols 
from the transmitter part at time t. The branch metric 
calculations for each trellis lines are calculated and compared 
to retrieve the excellent received candidate symbol. It shows 
that the branch metric computation complexity is increased 
along with the number of receiver and the number of states. 
 
𝐵𝑀(0,0) = |𝑟𝑡 − ∑ ℎ𝑡 𝑥𝑡
(0,0)|2   (2) 
𝐵𝑀(1,0) = |𝑟𝑡 − ∑ ℎ𝑡 𝑥𝑡
(1,0)|2    (3) 
𝐵𝑀(2,0) = |𝑟𝑡 − ∑ ℎ𝑡 𝑥𝑡
(2,0)|
2
   (4) 
𝐵𝑀(3,0) = |𝑟𝑡 − ∑ ℎ𝑡 𝑥𝑡
(3,0)|2     (5) 
 
The Add, Compare and Select function are comparing the 
Branch Metric Values for each path and choose the optimum 
value which is written and stored in the ACS outputs memory. 
The calculation for each state is calculated using the Equation 
(6) to Equation (9). 
 
𝑠0𝑛 = min( 𝑠0𝑛−1, 𝑏10 + 𝑠1𝑛−1, 𝑏20 + 𝑠2𝑛−1, 𝑏30 + 𝑠3𝑛−1, 𝑏30)  (6) 
 
𝑠1𝑛 = min( 𝑠0𝑛−1, 𝑏11 + 𝑠1𝑛−1, 𝑏21 + 𝑠2𝑛−1, 𝑏31 + 𝑠3𝑛−1, 𝑏31)  (7)  
 
𝑠2𝑛 = min( 𝑠0𝑛−1, 𝑏12 + 𝑠1𝑛−1, 𝑏22 + 𝑠2𝑛−1, 𝑏32 + 𝑠3𝑛−1, 𝑏32)    (8) 
 
𝑠3𝑛 = min( 𝑠0𝑛−1, 𝑏13 + 𝑠1𝑛−1, 𝑏23 + 𝑠2𝑛−1, 𝑏33 + 𝑠3𝑛−1, 𝑏33)    (9) 
 
The path metric updater (PMU) architecture shows in 
Figure 4 to Figure 6 contain twelve logic elements. For the 
path metric updater (PMU) part after the Add, compare and 
its optimum path value is calculated in ACS, memories are 
written by using k=7 as shown in Figure 5 and the last 
computation is decoded by using the trace back algorithm [7]. 
Based on these figures, the outputs from ACSout are written 
in memories register for each path. Then the traceback 
algorithm is started to read the values in seven registers and 
the values are converted to the final results based on the look-
up table. Figure 6 shows the path metric updater for look-up 
table based on the register transfer level diagrams. The inputs 
data from Figure 6 are taken from Figure 5 which are the 
memory values in seven registers. The three multiplexer will 
select the output results based on the input bits in the 
memories. For multiplexer number 1 (Mux 1) the output bits 
is 2’b01, for multiplexer number 2 (Mux 2) the output bits is 
2’b10, for multiplexer 3 (Mux 3) the output bits is 2’b11. For 












Figure 6: Path metric updater Look-up Table RTL 
 
III. PROPOSED PATH METRIC UPDATER METHOD 
 
The proposed Path metric Updater is shown in Figure 7. 
The algorithm is declared as module Path Metric Up that 
contains ACS output results, 50 MHz clock cycles for 
synchronization, reset input for circuit reset to state 0 and Co 
as PMU output of this module. The parameter such as clock, 
reset and ACS are declared as input signals and the parameter 
Co is declared as an output signal. The output signal needs a 
register to store the last computation value in PMU. The 
always loop is declared and the input signal is taken from the 
ACS output and declared as Input Bit 1 to Input Bit 5. The 
output signals are set based on the look-up table same as the 
previous section. Inside the always loop, there is the case 
statement to map the input signal with the output signals. This 
case statement needs to be closed by using the endcase 
statement. Then the always module needs to be closed loop 
by using end statement. Lastly after all the computations in 
this algorithm are completed, the module needs to be closed 
by using the endmodule statement. 
 
1:   module Path Metric Up (ACS, clock, reset, Co); 
2:   input clock, reset; 
3:   input [3:0] ACS; 
4:   output [1:0] Co; 
5:   reg [1:0] Co; 
6:   always @(Table) begin 
7:            case (Table) 
8:                   Input Bit 1 : Output Bit = 2'b00; 
9:                   Input Bit 2 : Output Bit = 2'b01; 
10:                 Input Bit 3 : Output Bit = 2'b10; 
11:                 Input Bit 4 : Output Bit = 2'b11; 
12:                 Input Bit 5 : Output Bit = 2'b00; 
13:          endcase 
14:  end 
15:  endmodule 
 
Figure 7: Proposed PMU Algorithm 
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IV. RESULTS AND DISCUSSIONS 
 
The improved path metric updater (PMU) register transfer 
level (RTL) contains one multiplexer, two OR gates and one 
register to store the final PMU results as shown in Figure 8. 
The function of the multiplexer is to decode the trace back 
results to the correct values based on the decoding look-up 
table that has been explained in part three before. The 
registers from the existing design and the process of trace 
back have been removed. Total logic element for this design 
is four logic elements.  
 
 
Figure 8: Path metric updater Look-up Table RTL 
 
Figure 9 shows the results for the existing PMU in 5 clock 
cycle. The ACSoutput is the input of the PMU block circuit. 
The ACSout are set as a 0000, 0001, 0010, 0100 and 1000 to 
represent the input signals. The ACSout [3] to ACSout [0] are 
representing the bit values in ACSout. T1 to T7 represent the 
memories value for k=7. The clock signal is set as a positive 




Figure 9: Existing Path metric updater For 5 Clocks Cycle 
 
The output signal in PMU, Ct has produced the results after 
seven clock cycle. In 8th clock cycle the Ct is 00, in 9th clock 
cycle the Ct is 01, in 10th clock cycle the Ct is 10 and in11th 




Figure 10: Existing Path metric updater For 5 Clocks Cycle 
 
Figure 11 shows the improved PMU results before three 
clock cycles. It is shown that the output is produced as Ct at 
clock number 2 which the output bit is 00. 
 
 
Figure 11: Improved Path metric updater before 3 Clocks Cycle 
 
Figure 11 shows the improved PMU results after three 
clock cycles. It is shown that the output is produced as Ct at 
clock 3 which the output bit is 01. At clock 4 the Ct produced 





Figure 12: Improved Path metric updater after 3 Clocks Cycle 
 
The results for improved PMU is similar for the inputs and 
outputs bits but the performance is better in terms of outputs 
processing time because the improved PMU can produce the 
outputs after two clock cycle compared to existing PMU that 




In this paper, an improved PMU and its Register Transfer 
Level (RTL) hardware architecture are proposed and tested 
by using Altera Quartus 2 software and implemented in the 
0.18 µm Altera CPLD 5M570ZF256C5 as the targeted 
hardware. This proposed design has improved the logic 
element by 66%  and 75% faster processing time compared 
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